International Journal of Advances in Electronics and Computer Science ( IJAECS )
A highly rated peer reviewed monthly International Journal
Editor-in-Chief : Dr. P. Suresh
Contact Person : Technical Editor
Contact Mail : [email protected]  
Current Issue : Volume-8,Issue-10  ( Oct, 2021 ) View More
Journal Impact Factor : 2.68 View More

Journal Info
Publisher:IRAJ
ISSN (p): 2394-2835
Issues /Year :12
Stay up-to-date
Register your interests and receive email alerts tailored to your needs
Follow us
facebook twitter linked in

Paper Detail


Paper Title
Set-Level Capacity-Sharing and Energy-Efficient Cache Coherence Protocol in Multicore Processors

Abstract
Multicore processors have been widely used to improve system performance. However, when a miss occurs in a private cache, actions including maintaining data coherence between the private caches and accessing the desired data from the shared cache increase energy consumption and reduce system performance. In this paper, in order to improve system performance and reduce energy consumption, we take into account spatial and temporal locality to reduce the access times for the shared cache. Considering spatial locality, we propose a dynamic set-level capacity-sharing mechanism (DSCSM) to share a set having a lower utility rate with that having a higher utility rate to reduce the access times for the shared cache. In addition, to make the proposed DSCSM work and thereby reduce energy consumption, we propose an energy-aware cache coherence protocol to reduce the times of comparing tags. Finally, a dynamic replacement strategy (DRS) that detects the characteristics of an executing application dynamically to apply an appropriate replacement strategy is proposed, which takes into account temporal locality. The simulation results showed that the proposed DSCSM and DRS consumed less energy than the traditional two-level cache with the MESI protocol and cooperative caching (CC) by 46% and 31%, respectively. Moreover, the proposed design exhibited a shorter execution time than the traditional two-level cache with the MESI protocol and CC by about 10% and 3%, respectively. Keywords - Multicore Processor, Private Cache, Cache Locality, Capacity Sharing, Cache Coherence


Author - You-Wei Zhan, Chi-Chao Hung, Han-Chun Chen, Ching-Wen Chen

Published : Volume-6,Issue-9  ( Sep, 2019 )


DOIONLINE Number - IJAECS-IRAJ-DOIONLINE-16288   View Here

| PDF |
Viewed - 33
| Published on 2019-11-28
   
   
PAST ISSUES
Volume-8,Issue-9  ( Sep, 2021 )
Volume-8,Issue-8  ( Aug, 2021 )
Volume-8,Issue-7  ( Jul, 2021 )
Volume-8,Issue-6  ( Jun, 2021 )
Volume-8,Issue-5  ( May, 2021 )
Volume-8,Issue-4  ( Apr, 2021 )
Volume-8,Issue-3  ( Mar, 2021 )
Volume-8,Issue-2  ( Feb, 2021 )
Volume-8,Issue-1  ( Jan, 2021 )
Volume-7,Issue-12  ( Dec, 2020 )
Journal Indexed